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Abstract- This paper presents the Field Programmable Gate Array (FPGA) implementation of Bilateral Filter, in order to
achieve high performance and low power consumption. Bilateral filtering is a technique to smooth images while preserving
edges by means of a nonlinear combination of nearby image values. This method is nonlinear, local, and simple. We give an
idea that bilateral filtering can be accelerated by bilateral grid scheme that enables fast edge-aware image processing.
Nowadays, most of the applications require real time hardware systems with large computing potentiality for which fast and
dedicated Very Large Scale Integration (VLSI) architecture appears to be the best possible solution. While it ensures high
resource utilization, that too in cost effective platforms like FPGA, designing such architecture does offers some flexibilities
like speeding up the computation by adapting more pipelined structures and parallel processing possibilities of reduced
memory consumptions. Here we have developed an effective approach of bilateral filter implementation in Spartan-3 FPGA.
Keywords- FPGA, Bilateral filter, image denoising, VLSI, Bilateral grid

I. INTRODUCTION
Image processing is a method to convert an image into
digital form and perform some operations on it, in
order to get an enhanced image or to extract some
useful information from it. Basically images are
corrupted by noise in random manner during image
acquisition and transmission. The various types of
noise include gaussian noise, impulse noise, salt and
pepper noise. The overall noise characteristics in an
image depend on many factors like sensor type, pixel
dimensions, temperature, exposure time, and ISO
speed. Removing noise from the original image is still
a challenging problem for researchers. Image
denoising is used to the recovery the digital image that
has been contaminated by noise. Many denoising
methods have been developed over the years; among
these methods, bilateral filter is the most popular
approach [1]. In addition to image denoising, bilateral
filter has also been used in some other applications
like image enhancement, tone mapping and
volumetric denoising [4].The bilateral filter is a
powerful filter:
• One application of it gives the effect of
numerous iterations using traditional local
filters,
• Can work with any reasonable distances
and definitions,
• Easily extended to higher dimension signals,
e.g. Images, video, etc.
• Easily extended to vectored-signals, e.g.
Color images, etc.

implementation scheme. An important issue with the
application of the bilateral filter is the selection of the
filter parameters, which affect the results significantly
and another research interest of bilateral filter is the
acceleration of computation speed. Digital image
processing is an ever expanding area with various
applications such as medicine, space exploration,
surveillance and many more areas. Implementing such
applications on a general purpose computer is easier,
but time consuming due to additional constraints on
memory and other peripheral devices. Application
specific hardware implementation offers much greater
speed than a software implementation. Nowadays,
most of the applications require real-time hardware
systems with large computing potentiality for which
fast and dedicated Very large scale integration (VLSI)
architecture appears to be the best possible solution.
With advances in the VLSI technology hardware
implementation has become an attractive alternative.
There are two types of technologies available for
hardware design. Full custom hardware design also
called as Application Specific Integrated Circuits
(ASIC) and semi custom hardware device, which are
programmable devices like Digital signal processors
(DSPs) and Field Programmable Gate Arrays
(FPGA’s). A fixed hardware approach using an ASIC
would have flexibility limitations making FPGA a
better choice. An FPGA consists of a matrix of logic
blocks that are connected by a switching network.
Both the logic blocks and the switching network are
reprogrammable allowing application specific
hardware to be constructed. This paper describes an
approach to the implementation of bilateral filter
algorithms on FPGAs.

Various Implementation schemes have been analyzed
and bilateral grid is observed as the effective -
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The paper is organized as follows
SECTION II: BILATERAL FILTER
SECTION III: FPGA IMPLEMENTATION
SECTION IV: RESULT AND DISCUSSION
SECTION V: CONCLUSION






It depends only on two parameters that
indicate the size and contrast of the features
to preserve.
It can be used in a non-iterative manner.
It can be computed at interactive speed even
on large images.

II. BILATERAL FILTER
The bilateral filter takes a weighted sum of the pixels
in a local neighborhood; the weights depend on both
the spatial distance and the intensity distance. In this
way, edges are preserved well while noise is averaged
out. Mathematically, at a pixel location, the output of
the bilateral filter is calculated as follows:


Bilateral Filter was first introduced by Smith and
Brady under the name “SUSAN” [6] and was later
referred as “Bilateral Filter” by Tomasi and Manduchi
[1]. The bilateral filter is a heuristic tool for removing
noise from images [1]. This filter is merely a weighted
average of the local neighborhood samples, where the
weights are computed based on temporal (or spatial in
case on images) and radiometric distances between the
center sample and the neighboring samples. This filter
is also locally adaptive, and it was shown to give
similar and possibly better results to those obtained by
the previously mentioned iterative approaches. The
bilateral filter is technique to smooth images while
preserving edges [Fig. 1, 2]. Bilateral filter is a
nonlinear filter which combines domain and range
filtering. The key idea of the bilateral filter is that for a
pixel to influence another pixel, it should not only
occupy a nearby location but also have a similar value.

where σs and σr are parameters controlling the fall-off
of the weights in spatial and intensity domains,
respectively, σs is a spatial neighborhood and C is the
normalization constant
 

A. Parameters
The bilateral filter is controlled by two parameters: σs
and σr. Here the term I denotes the image, and Ip
denotes the image at pixel position P. BF [I]
designates the output of a bilateral filter F applied to
the image I. We will consider the set S of all possible
image locations as spatial domain, and the set R of all
possible pixel values as range domain. ||p − q|| is the
Euclidean distance between pixel locations p and q.
The Algorithm for direct implementation of bilateral
filter is given below,
For each pixel p in S
(1) Initialization:

(2) For each pixel q in S
a
b
c
(2) Normalization:

Figure-1 Input Image

Here Wp is the normalization factor, Gσs is the spatial
Gaussian weight, Gσr is the range Gaussian. The
Computation of weights for one pixel near an edge is
illustrated in the Fig. 3.
III. FPGA IMPLEMENTATION
There are several approaches for the implementation
of Bilateral Filter. It includes Brute Force, Separable
Kernel of Pham [7], Local Histograms of Weiss [8]
and Bilateral Grid [10, 9].

Figure-2 Smoothed version of the image

The bilateral filter has several qualities:
 Its formulation is simple: each pixel is
replaced by a weighted average of its
neighbors.

The brute force implementation is efficient for small
spatial kernels but become quickly prohibitive for
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large kernels because of the quadratic dependence
in . The separable kernel approach yields
significantly faster running times but the performance
still degrades linearly with the kernel size. Although it
is satisfying for uniform areas and straight edges, it
forms a poor match to more complex features such as
textured regions. Local Histogram approach is able to
handle any kernel size in short times but the iterations
are complex.

IV. RESULTS AND DISCUSSIONS
On applying various numbers of iterations in the
implementation of bilateral filter, it is observed that
the resource usage is minimum. The device used is
XC3S400. The results are as follows. The total
number of system gates used is 20% of the total
system gates available. Only 25% of logic cells were
used and hence the resource usage is low. Out of 896
Configurable Logic Blocks only 20% is used. It is
observed that only 30% of the multipliers are used.
The results are summarized in Table II.
TABLE-I SUMMARY OF SPARTAN - 3 FPGA
ATTRIBUTES
Device

Syste
m
gates
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c
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l
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s
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0

400K

8,06
4

896

16

264

116

TABLE-II RESULTS
Figure-3 Illustration on how the weights are computed for one
pixel near an edge

Bilateral Grid method can be used when Graphics
hardware is available because it achieves high-quality
outputs and real-time performances even on highresolution images and videos. To process color
images, the bilateral grid provides a satisfying
solution, especially with large kernels. Hence Bilateral
Grid approach is used in the implementation of
bilateral filter in Spartan 3 FPGA.

Device
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00
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5
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V. CONCLUSION
In this paper, the FPGA implementation of bilateral
filter is performed. A number of iterations are
performed using bilateral grid approach to determine
the resource usage. It is determined that the bilateral
filter is a powerful alternative to the iteration-based
filters for noise removal. The use of bilateral filter
results in Low resource usage. Since there is low
resource usage the power consumption is low. As a
result the computational speed is high.

The hardware used to support the bilateral filter
implementation is the Xilinx Spartan-3 FPGA.
Because of their exceptionally low cost, Spartan-3
FPGAs are ideally suited to a wide range of consumer
electronics applications. It has certain features like
74,880 logic cells, 633 I/O pins , Double Data Rate
(DDR) support, Abundant logic cells with shift
register capability, Wide and fast multiplexers, Fast
look-ahead carry logic, Dedicated 18 x 18 multipliers.
Using System Generator, the FPGA design and
simulation is carried out using Xilinx blocks. After the
successful simulation, the synthesizable VHDL code
is automatically generated from the models for final
FPGA implementation.
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